Hacker Newsnew | past | comments | ask | show | jobs | submitlogin

If cache size was the answer then Intel would have already stuck more on their CPUs, and AMD's 32MB on Zen3 would be carrying far more weight against the M1 than it is.

Bigger caches mean higher latency caches, it's not strictly a matter of bigger is better.



It’s an L2, amd zen has 2x16mb L3s, with a wacky point of unification. L3 is muuuuch slower than L2.

Apple’s L2 is huge and is the PoU for all the cores. I wouldn’t be surprised if it has direct routing to all the L1s since they are so small. 5nm doesn’t hurt.


> amd zen has 2x16mb L3s

Zen 3 is not, it's a single 32MB L3 per chiplet.

> L3 is muuuuch slower than L2.

"L2" and "L3" are just how many layers away from the CPU it is, it's not an intrinsic "type" of cache. The speed is a function of the size.




Guidelines | FAQ | Lists | API | Security | Legal | Apply to YC | Contact

Search: