You'd have to burn more die space for the duplicate but different ram controller logic and cache trees, I bet.

If the internal bus architecture is anything similar to QPI, getting the 'different' parts to communicate reliably is probably also a pain.